
IDT70V7319S
High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM
JTAG Timing Specifications
t JCYC
Industrial and Commercial Temperature Ranges
t JF
t JCL
t JR
t JCH
TCK
Device Inputs (1) /
TDI/TMS
Device Outputs (2) /
t JS
t JH
t JDC
TDO
TRST
t JRSR
t JCD
,
5629 drw 21
t JRST
Figure 5. Standard JTAG Timing
NOTES:
1. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.
2. Device outputs = All device outputs except TDO.
JTAG AC Electrical
Characteristics (1,2,3,4)
70V7319
3
Symbol
t JCYC
t JCH
t JCL
t JR
t JF
t JRST
t JRSR
t JCD
t JDC
t JS
t JH
Parameter
JTAG Clock Input Period
JTAG Clock HIGH
JTAG Clock Low
JTAG Clock Rise Time
JTAG Clock Fall Time
JTAG Reset
JTAG Reset Recovery
JTAG Data Output
JTAG Data Output Hold
JTAG Setup
JTAG Hold
Min.
100
40
40
____
____
50
50
____
0
15
15
Max.
____
____
____
(1)
3 (1)
____
____
25
____
____
____
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES:
5629 tbl 12
1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at
any speed specified in this datasheet.
19
6.42